

What is claimed is:

1           1.     An equalization circuit to receive a plurality of input symbols and to generate  
2 an output signal wherein the output signal is representative of a transmitted symbol, the  
3 equalization circuit comprising:

4                 a first data slicer having a plurality of inputs and an output, wherein a first  
5 input is adapted to receive the plurality of input symbols and a second input is  
6 adapted to receive a first slicer level, and wherein the first data slicer outputs a first  
7 or second value based on the amplitude of the input symbol relative to the first slicer  
8 level;

9                 a second data slicer having a plurality of inputs and an output, wherein a first  
10 input of the second data slicer is adapted to receive the plurality of input symbols  
11 and a second input of the second data slicer is adapted to receive a second slicer  
12 level, and wherein the second data slicer outputs the first or second value based on  
13 the amplitude of the input symbol relative to the second slicer level; and

14                 logic circuitry, coupled to the first and second data slicers, to output a signal  
15 having either a first or second logic level wherein the first logic level is associated  
16 with the first value and the second logic level is associated with the second logic  
17 level, and wherein:

18                     if the data slicers output the same value, the logic circuitry outputs the  
19 logic level that is associated with the value output by the data slicers; and

20                     if the data slicers output different values, the logic circuitry outputs the  
21 complement of the logic level of the immediately preceding input symbol.

1           2.     The equalization circuit of claim 1 wherein the first and second data slicers  
2 each include at least one voltage comparator.

1           3.     The equalization circuit of claim 2 wherein the first and second data slicers  
2 each include a plurality of serially coupled sense amplifiers.

1           4.     The equalization circuit of claim 1 further including adaptive circuitry, coupled  
2 to the first data slicer, to determine the first slicer level during operation of the equalization  
3 circuit and to provide the first slicer level to the first data slicer.

1           5.     A receiver, coupled to a communications channel, to receive a plurality of  
2 input symbols transmitted by a transmitter, and to generate an output signal that is  
3 representative of each transmitted symbol, the receiver comprising:

4           equalization circuitry, coupled to the communications channel to receive the plurality  
5 of input symbols, the equalization circuitry including:

6                 a first data slicer having a plurality of inputs and an output, wherein a first  
7 input is adapted to receive the plurality of input symbols and a second input is  
8 adapted to receive a first slicer level, and wherein the first data slicer outputs a first  
9 or second value based on the amplitude of the input symbol relative to the first slicer  
10 level;

11                a second data slicer having a plurality of inputs and an output, wherein a first  
12 input of the second data slicer is adapted to receive the plurality of input symbols  
13 and a second input of the second data slicer is adapted to receive a second slicer

14 level, and wherein the second data slicer outputs the first or second value based on  
15 the amplitude of the input symbol relative to the second slicer level;

16 logic circuitry, coupled to the first and second data slicers, to output a signal  
17 having either a first or second logic level wherein the first logic level is associated  
18 with the first value and the second logic level is associated with the second logic  
19 level, and wherein:

20 if the data slicers output the same value, the logic circuitry outputs the  
21 logic level that is associated with the value output by the data slicers; and

22 if the data slicers output different values, the logic circuitry outputs the  
23 complement of the logic level of the immediately preceding input symbol; and

24 a memory, coupled to the second input of each data slicers, wherein the memory  
25 stores information which is representative of the first and second slicer levels.

1 6. The receiver of claim 5 further including adaptive circuitry, coupled to the  
2 second input of each data slicers, wherein the adaptive circuitry adjusts the first and  
3 second slicer levels in accordance with the performance of the receiver.

1 7. The receiver of claim 5 further including adaptive circuitry, coupled to the  
2 second input of the first data slicer, wherein the adaptive circuitry changes the first data  
3 slicer level based on an upper edge and a lower edge of a receive eye of the first data  
4 slicer.

1           8.     The receiver of claim 7 further including margining circuitry, coupled to the  
2     adaptive circuitry, wherein the margining circuitry determines the upper inner edge and the  
3     lower inner edge of the receive eye of the first data slicer.

1           9.     The receiver of claim 8 wherein the margining circuitry includes a margining  
2     slicer having a plurality of inputs and an output, wherein a first input of the margining slicer  
3     is adapted to receive the plurality of input symbols and a second input is adapted to receive  
4     a margining slicer level, and wherein the margining slicer outputs a first or second value  
5     based on the amplitude of the input symbol relative to the margining slicer level.

1           10.    The receiver of claim 9 wherein the margining circuitry includes reference  
2     level adjustment circuitry to generate the margining slicer level.

1           11.    The receiver of claim 10 wherein the reference level adjustment circuitry  
2     generates margining slicer levels that vary according to the margining algorithm.

1           12.    The receiver of claim 7 further including adaptive circuitry, coupled to the  
2     second input of the second slicer, wherein the adaptive circuitry changes the second slicer  
3     level based on an upper edge and a lower edge of a receive eye of the second slicer.

1           13.    The receiver of claim 12 further including margining circuitry, coupled to the  
2     adaptive circuitry, wherein the margining circuitry determines the location of the upper inner  
3     edge and the lower inner edge of the receive eyes of the first and second slicer.

1           14.    The receiver of claim 12 wherein the margining circuitry includes a margining  
2 slicer having a plurality of inputs and an output, wherein a first input of the margining slicer  
3 is adapted to receive the plurality of input symbols and a second input is adapted to receive  
4 a margining slicer level, and wherein the margining slicer outputs a first or second value  
5 based on the amplitude of the input symbol relative to the margining slicer level.

1           15.    The receiver of claim 14 wherein the margining circuitry includes reference  
2 level adjustment circuitry to generate the margining slicer level.

1           16.    The receiver of claim 15 wherein the reference level adjustment circuitry  
2 generates margining slicer levels that vary according to the margining algorithm.

1           17.    The receiver of claim 15 further including:  
2           a first phase slicer having a plurality of inputs and an output, wherein a first input is  
3 adapted to receive the plurality of input symbols and a second input is adapted to receive a  
4 first slicer level, and wherein the first data slicer outputs a first or second value based on  
5 the amplitude of the input symbol relative to the first slicer level;

6           a second phase slicer having a plurality of inputs and an output, wherein a first input  
7 of the second data slicer is adapted to receive the plurality of input symbols and a second  
8 input of the second data slicer is adapted to receive a second slicer level, and wherein the  
9 second data slicer outputs the first or second value based on the amplitude of the input  
10 symbol relative to the second slicer level;

11           margining circuitry to measure the value of an error signal of a phase sampling point;  
12   and  
13           adaptive circuitry, coupled to margining circuitry and the second input of the first  
14   slicer, wherein the adaptive circuitry changes the first slicer level based on the value of the  
15   error signal.

1           18.    The receiver of claim 17 wherein the margining circuitry includes a margining  
2   slicer having a plurality of inputs and an output, wherein a first input of the margining slicer  
3   is adapted to receive the plurality of input symbols and a second input is adapted to receive  
4   a margining slicer level, and wherein the margining slicer outputs a first or second value  
5   based on the amplitude of the input symbol relative to the margining slicer level.

1           19.    A receiver, coupled to a communications channel, to receive a plurality of  
2   input symbols transmitted by a transmitter, and to generate an output signal that is  
3   representative of each transmitted symbol, the receiver comprising:

4           equalization circuitry, coupled to the communications channel to receive the plurality  
5   of input symbols, the equalization circuitry including:

6           a first data slicer having a plurality of inputs and an output, wherein a first  
7   input is adapted to receive the plurality of input symbols and a second input is  
8   adapted to receive a first slicer level, and wherein the first data slicer outputs a first  
9   or second value based on the amplitude of the input symbol relative to the first slicer  
10   level;

11 a second data slicer having a plurality of inputs and an output, wherein a first  
12 input of the second data slicer is adapted to receive the plurality of input symbols  
13 and a second input of the second data slicer is adapted to receive a second slicer  
14 level, and wherein the second data slicer outputs the first or second value based on  
15 the amplitude of the input symbol relative to the second slicer level;

16 logic circuitry, coupled to the first and second data slicers, to output a signal  
17 having either a first or second logic level wherein the first logic level is associated  
18 with the first value and the second logic level is associated with the second logic  
19 level, and wherein:

20 if the data slicers output the same value, the logic circuitry outputs the  
21 logic level that is associated with the value output by the data slicers; and

22 if the data slicers output different values, the logic circuitry outputs the  
23 complement of the logic level of the immediately preceding input symbol;

24 margining circuitry, including at least one margining slicer, to determine at least one  
25 performance parameter of the receiver; and

26 adaptive circuitry, coupled to the margining circuitry and the second input of the first  
27 data slicer, wherein the adaptive circuitry adjusts the first slicer level based on the at least  
28 one performance parameter.

1 20. The receiver of claim 19 wherein the at least one performance parameter of  
2 the receiver includes an upper inner edge and a lower inner edge of a receive eye of the  
3 first data slicer.

1           21.    The receiver of claim 19 wherein the at least one performance parameter of  
2   the receiver includes an upper edge and a lower edge of a receive eye of the second data  
3   slicer.

1           22.    The receiver of claim 19 wherein the at least one performance parameter of  
2   the receiver includes error signal of a phase sampling point.

1           23.    The receiver of claim 19 wherein the margining slicer includes a plurality of  
2   inputs and an output, wherein a first input of the margining slicer is adapted to receive the  
3   plurality of input symbols and a second input is adapted to receive a margining slicer level,  
4   and wherein the margining slicer outputs a first or second value based on the amplitude of  
5   the input symbol relative to the margining slicer level.

1           24.    The receiver of claim 23 wherein the margining circuitry includes reference  
2   level adjustment circuitry to generate the margining slicer level.

1           25.    The receiver of claim 24 wherein the reference level adjustment circuitry  
2   generates margining slicer levels that vary according to the margining algorithm.

1           26.    The receiver of claim 19 wherein the first, second and margining data slicers  
2   each include a plurality of serially coupled sense amplifiers.